Compare revisions

31d63dd8 · 31d63dd8 · 31d63dd8 · 31d63dd8 · 31d63dd8 · 31d63dd8
--- a/journal_media/package_function.png
+++ b/journal_media/package_function.png
--- a/journal_media/package_support.png
+++ b/journal_media/package_support.png
--- a/journal_media/paper_outline1.png
+++ b/journal_media/paper_outline1.png
--- a/journal_media/parallel_trace.png
+++ b/journal_media/parallel_trace.png
--- a/journal_media/parallel_trace_error.png
+++ b/journal_media/parallel_trace_error.png
--- a/journal_media/pop_inter_issue.png
+++ b/journal_media/pop_inter_issue.png
--- a/journal_media/roco_ee_demo1.mp4
+++ b/journal_media/roco_ee_demo1.mp4
--- a/journal_media/roco_ee_dwg_structure.png
+++ b/journal_media/roco_ee_dwg_structure.png
--- a/journal_media/roco_ee_highlvl.png
+++ b/journal_media/roco_ee_highlvl.png
--- a/journal_media/routing_on_drawing.png
+++ b/journal_media/routing_on_drawing.png
--- a/journal_media/same_pin_intersect.png
+++ b/journal_media/same_pin_intersect.png
--- a/journal_media/test_before_fullyfold.png
+++ b/journal_media/test_before_fullyfold.png
--- a/journal_media/use_dsn_inroco.png
+++ b/journal_media/use_dsn_inroco.png
--- a/journal_media/wider_wire.png
+++ b/journal_media/wider_wire.png
--- a/journal_media/zero_width_wire.png
+++ b/journal_media/zero_width_wire.png
--- a/kicad_board-front_copper.dxf
+++ b/kicad_board-front_copper.dxf
--- a/kicad_board.dsn
+++ b/kicad_board.dsn
--- a/kicad_board.kicad_pcb
+++ b/kicad_board.kicad_pcb
--- a/kicad_board.kicad_pcb-bak
+++ b/kicad_board.kicad_pcb-bak
--- a/kicad_board.pro
+++ b/kicad_board.pro
-update=22/05/2015 07:44:53
-version=1
-last_client=kicad
-[general]
-version=1
-RootSch=
-BoardNm=
-[pcbnew]
-version=1
-LastNetListRead=
-UseCmpFile=1
-PadDrill=0.600000000000
-PadDrillOvalY=0.600000000000
-PadSizeH=1.500000000000
-PadSizeV=1.500000000000
-PcbTextSizeV=1.500000000000
-PcbTextSizeH=1.500000000000
-PcbTextThickness=0.300000000000
-ModuleTextSizeV=1.000000000000
-ModuleTextSizeH=1.000000000000
-ModuleTextSizeThickness=0.150000000000
-SolderMaskClearance=0.000000000000
-SolderMaskMinWidth=0.000000000000
-DrawSegmentWidth=0.200000000000
-BoardOutlineThickness=0.100000000000
-ModuleOutlineThickness=0.150000000000
-[cvpcb]
-version=1
-NetIExt=net
-[eeschema]
-version=1
-LibDir=
-[eeschema/libraries]
No results found